



COPY OF PAPERS
ORIGINALLY FILED

Docket No. p6202

#8/B
V. Brown
4/11/02
RECEIVED PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:
Dabral, et al.

TECHNOLOGY CENTER 2800
Examiner: **Norris, J.**

Application No.: **09/474,345**

Art Unit: **2841**

Filed: **29 December 1999**

For: **An Inline and Y Input-Output Bus
Topology**

I hereby certify that this correspondence is being deposited with the
United States Postal Service as first class mail with sufficient postage in
an envelope addressed to the Assistant Commissioner of Patents,
Washington, D.C. 20231

on

2/12/02
Date of Deposit

Dawn Roberts
Name of Person Mailing Correspondence

Dawn Roberts
Signature

2/12/02
Date

Assistant Commissioner for Patents
Washington, D.C. 20231

RECEIVED

MAR 15 2002

RESPONSE B

TECH CENTER 2800

Request for Reconsideration under CFR §1.111

Assistant Commissioner for Patents:

In response to the Office Action dated 14 December 2001, Applicants respectfully
request reconsideration of the above-identified patent application as amended below.

In the Claims

Please cancel without prejudice claims 3 and 4

Please add the following new claims 15 and 16:

B1
15. (New) A method to propagate a source synchronous clock signal and a common
clock signal on a bus, the method comprising:

forming a circuit board with a substrate having a first array of vias to connect to a
first agent, the first array of vias defining a first set of channels on the substrate, and

having a second array of vias to connect to a second agent, the second array of vias defining a second set of channels on the substrate;

*B1
Amended*
forming on the substrate a bus comprising bus traces, wherein each bus trace is routed in only one channel belonging to the first set of channels and routed in only one channel belonging to the second set of channels; and

propagating on the bus the source synchronous clock signal and the common clock signal wherein the source synchronous clock signal has a frequency at least twice that of the common clock signal.

16. (New) The method as set forth in claim 15, further comprising:
mounting the first and second agents on a same side of the circuit board.
-

Remarks

Claims 1, 2, 5, 15, and 16 are presently active, claims 3 and 4 having been cancelled by this Amendment, and claims 15 and 16 added.

In the office action mailed 14 December 2001 ("Office Action"), claims 3 and 4 were rejected under 35 U.S.C. §112, second paragraph; claims 1, 2, and 5 were rejected under 35 U.S.C. §102(b) as being anticipated by Schwartz, et al., patent no. 3,628,095 ("Schwartz"); and claims 3 and 4 were rejected under 35 U.S.C. §103(a) as being unpatentable over Schwartz.

35 U.S.C. §112, second paragraph rejection of claims 3 and 4

Claims 3 and 4 are cancelled without prejudice by this Amendment. New claims 15 and 16 are added by this Amendment. These new claims are method claims. Claim 15 essentially re-writes the limitations of claims 1 and 3 into a method claim. Claim 16 essentially re-writes the limitation of claim 4 into a method claim. Consequently, no new matter has been added. Applicants believe that claims 15 and 16 satisfy 35 U.S.C. §112, second paragraph.

35 U.S.C. §102(b) rejection of claims 1, 2, and 5

Applicants respectfully traverse the 35 U.S.C. §102(b) rejection of claims 1, 2, and 5.

The 35 U.S.C. §102(b) rejection of claims 1, 2, and 5 was based upon Figs. 4-7 of Schwartz. Schwartz in Fig. 4 teaches the use of a new form of connecting a power distribution bus (14). See the last paragraph, column 3, of Schwartz. As seen in Fig. 4 of Schwartz, the power distribution bus is a grid. This grid does not comprise bus traces in which each bus trace is routed in only one channel, as claimed in claim 1 of the present application. The power grid is actually one electrical trace, which is routed through many channels, to deliver the power. Therefore, Applicants do not believe that claim 1, and claims 2 and 5 by virtue of their dependency upon claim 1, are anticipated under Schwartz.

35 U.S.C. §103(a) rejection of claims 3 and 4

Applicants respectfully traverse the 35 U.S.C. §103(a) rejection of claims 3 and 4. Because these claims are now re-written as method claims 15 and 16, Applicants will address the 35 U.S.C. §103(a) rejection as if it applies to claims 15 and 16.

As discussed above, Schwartz teaches the use of a power distribution bus, which has only one electrical trace. That is, it is used to propagate only one signal at a time, which in the case of Schwartz is a “power” signal. However, the bus in the present invention comprises traces, and thus has the capability to propagate more than one signal. More specifically, claim 15 recites “propagating on the bus the source synchronous clock signal and the common clock signal” This is clearly distinguishable over Schwartz, which neither teaches nor suggests a bus for propagating more than one signal. Accordingly, Applicants believe that claim 15, and claim 16 by virtue of its dependency upon claim 15, are patentable over Schwartz.

Respectfully submitted,

Seth Z. Kalson Dated: 2-12-02

Seth Z. Kalson

Reg. no. 40,670

Attorney for Applicants and Intel Corporation (Assignee)